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An Efficient Approach for Power Delivery
Network Design With Closed-Form Expressions
for Parasitic Interconnect Inductances
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Shaofeng Luan, Member, IEEE, Lin Zhang, Member, IEEE, Jun Fan, Member, IEEE,
David J. Pommerenke, Senior Member, IEEE, Richard E. DuBroff, Senior Member, IEEE, and
James L. Drewniak, Senior Member, IEEE
Abstract—Investigation of a dc power delivery network, con-
sisting of a multilayer PCB using area fills for power and return,
involves the distributed behavior of the power/ground planes and
the parasitics associated with the lumped components mounted
on it. Full-wave methods are often employed to study the power
integrity problem. While full-wave methods can be accurate,
they are time and memory consuming. The cavity model of a
rectangular structure has previously been employed to efficiently
analyze the simultaneous switching noise (SSN) in the power
distribution network. However, a large number of modes in the
cavity model are needed to accurately simulate the impedance
associated with the vias, leading to computational inefficiency. A
fast approach is detailed herein to accelerate calculation of the
summation associated with the higher-order modes. Closed-form
expressions for the parasitics associated with the interconnects
of the decoupling capacitors are also introduced. Combining the
fast calculation of the cavity models of regularly shaped planar
circuits, a segmentation method, and closed-form expressions for
the parasitics, an efficient approach is proposed herein to analyze
an arbitrary shaped power distribution network. While it may
take many hours for a full-wave method to do a single simulation,
the proposed method can generally perform the simulation with
good accuracy in several minutes. Another advantage of the
proposed method is that a SPICE equivalent circuit of the power
distribution network can be derived. This allows both frequency
and transient responses to be done with SPICE simulation.
Index Terms—Cavity resonators, circuit modeling, inductance,
power distribution.
I. INTRODUCTION
MULTILAYER printed circuit boards (PCBs) employingentire layers or large area fills for power and ground
planes are commonly used for dc power distribution for inte-
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grated circuits (ICs) operating at a high speed. The power and
ground planes essentially form a parallel plate wave guide. The
parallel plate wave guide provides a good noise coupling path,
which can lead to signal integrity (SI) problems, such as faulty
switching of circuits or failure of systems. Noise coupled into
the power distribution structure can also radiate through the
fringing fields at the edges or can couple to nearby structures, re-
sulting in electromagnetic interference (EMI) problems. There-
fore, a good design of the power distribution network is essential
to ensure signal integrity and to reduce the risk of EMI prob-
lems.
Full-wave numerical methods, such as the finite-difference
time-domain (FDTD) method [1]–[3] and the partial-element
equivalent circuit technique (PEEC) [4], [5], are often employed
to investigate the power integrity problem. While full-wave
methods are accurate, they are, in general, time and memory
consuming. Methods to improve the efficiency of full-wave
simulators, i.e., a parallel-distributed method [6], have been
proposed in the literature. A power/ground structure with thick-
ness much less than the smallest wavelength of interest can
be considered as a two-dimensional (2-D) microwave planar
circuit with observable ports [7], and the associated -param-
eter matrix can be derived analytically using the cavity model
for simple shapes. The cavity model of a rectangular power-bus
structure developed for microstrip patch antennas [8] has been
previously applied for power distribution networks in digital
design as well [9]–[11]. For irregular shapes, a segmentation
method can be employed [12], [13]. Therefore, the distributed
behavior of an arbitrary shaped power distribution network can
be characterized with the cavity model and the segmentation
method. However, an infinite summation of modes appears in
the Z-matrix of the cavity model. The infinite summation has
to be truncated in a practical calculation. It is demonstrated
in Section II that a large number of modes has to be included
to model the impedance of vias with good accuracy. The cal-
culation of a large number of modes leads to computational
inefficiency, and it also increases the number of elements in the
SPICE equivalent circuit. A Chebyshev expansion was applied
to the high-order modes to accelerate the computation in mi-
crostrip antenna applications [14]. This algorithm is employed
herein, and further approximations are made to speed up the
calculation. Comparing the speed of the regular cavity model
and that of the fast algorithm, a speed-up factor of seventy has
1521-3323/$20.00 © 2006 IEEE
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been achieved for the case demonstrated in Section II. The
fast algorithm also significantly reduces the number of circuit
elements for the SPICE simulation. In the case demonstrated
in Section II, while 50 000 circuit elements were required for
the regular cavity model to achieve good accuracy, only 180
elements were needed for the fast algorithm.
Considering only the distributed nature of the power distri-
bution network, however, is not sufficient. Parasitics associated
with the lumped component interconnects also play an impor-
tant role in the response of the power distribution network.
While there are many closed-form expressions of parasitic
inductances [15]–[17], their applicability for calculating inter-
connect parasitics on PCBs is unknown. Full-wave methods
are employed herein to verify closed-form expressions. This
paper proposes an approach, which systematically combines
the existing methods, namely, the cavity model with the fast
algorithm, the segmentation method, and closed-form expres-
sions for parasitic interconnect inductance, to effectively model
a power distribution network. While it may take hours to do a
single simulation with a full-wave approach, it only takes a few
minutes for the proposed method. Moreover, with the equiva-
lent circuit of the power distribution network, the appropriate
port connections, and the interconnect parasitic inductances, a
comprehensive circuit model can be derived for power integrity
design of an irregularly shaped multilayer PCB, and it can be
simulated with SPICE both in the time and frequency domains.
The modeling of the distributed nature of the power delivery
network is presented in Section II. After a brief review of the
cavity model, the effect of the high-order modes on the accuracy
of the modeling is examined. Simulated results indicate that a
large number of modes are needed to achieve good accuracy. A
fast algorithm is then presented, and a factor of more than 70 in
speed improvement is achieved for the fast algorithm as com-
pared to the regular cavity model. The segmentation method is
also summarized in Section II for completeness. The agreement
between the measurements and the segmentation method in con-
junction with the fast cavity model illustrate the applicability of
the proposed method for the investigation of irregularly shaped
power distribution networks. Closed-form expressions for the
interconnect parasitics are given in Section III. The closed-form
expressions were examined with a full-wave method for typical
layout geometries of decoupling capacitors, and the errors rel-
ative to the full-wave method are explained based on the rel-
evant physics. In Section IV, two examples are presented, one
is a three-layer PCB with seven decoupling capacitors, and the
other is a structure with three planes. Good agreement for both
cases has been obtained. The conclusion is given in Section V.
II. FAST CALCULATION OF THE IMPEDANCE MATRIX OF A
POWER AREA AND A SPICE EQUIVALENT CIRCUIT
A power delivery network having a thickness much less than
the smallest wavelength of interest can be characterized by a
2-D Helmholtz equation in terms of the E-field normal to the
planes, along with the open boundary conditions (perfect mag-
netic wall) around the periphery of the planes [7], [8]. Then, the
power delivery network can be considered as a 2-D microwave
planar circuit with external observation ports. For power and
ground planes with simple shapes, such as a rectangle and an
equilateral triangle, the impedance matrix can be obtained ana-
lytically [7], [9]–[11], as summarized in Table I.
The SPICE equivalent circuits for the rectangular and the
equilateral triangular power distribution networks can be de-
rived from (3) and (4) in Table I, respectively, as shown in Fig. 1.
The effect of the interplane capacitance as well as each mode is
represented in the equivalent circuit. Parameters , , and
can be calculated from the board dimensions and the di-
electric properties, as given in Table I. The turns ratios of ideal
transformers, , contain information re-
garding the location and dimension associated with port .
A. Fast Algorithm for the Cavity Model and the
Corresponding Equivalent Circuit
The double infinite summations in (1) and (2) (see Table I)
must be truncated in practice. An equilateral triangular power
distribution network was constructed with a double-sided FR4
board to investigate the effect of the number of calculated modes
on the response of the network. The thickness of the board was
1.27 mm (50 mils), and the edge length was 20 cm, as shown
in Table I. A surface-mount assembly (SMA) connector was
soldered at (4.5 cm, 2.6 cm) as the feeding port, and was
measured with an HP8753D network analyzer. Port extensions
were performed to extend the measurement reference plane to
the ground plane of the board. So, only the center conductor of
the SMA connector inside the board needs to be considered in
the modeling. The measured values were converted to the
input impedance as shown in Fig. 2. The input impedance
was also calculated using (2) with a relative dielectric con-
stant of 4.3, and a loss tangent of 0.02. The in-
ductive behavior of the SMA center conductor inside the plane
pair is included in the cavity model, as explained in Section III.
While the discrepancy between the measurement and the cavity
result truncated at 20 20 modes is large, the agree-
ment between the measurement and the cavity result truncated at
200 200 modes is good, indicating that the high-order modes
affect the accuracy of the cavity model, especially for the nulls
where the impedance is low. However, it is not computationally
efficient to calculate the cavity model with a large number of
modes, especially for the case of a large number of ports, which
is common in a practical design, since each IC pin of interest and
each decoupling capacitor introduces a port. An efficient algo-
rithm for calculating the high-order modes is presented next.
The term in (1) and (2) in Table I can be ex-
panded in Chebyshev polynomials for as [18]
(5)
The approximation in (5) can be applied to both the rectangular
and the equilateral triangular geometries. The rectangular geom-
etry is used below to demonstrate the fast calculation algorithm.
322 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 29, NO. 2, MAY 2006
TABLE I
IMPEDANCE MATRICES AND NETWORK PARAMETERS FOR RECTANGULAR AND EQUILATERAL TRIANGULAR POWER AREA FILLS
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Fig. 1. Eequivalent circuits of a rectangular and an equilateral triangular power distribution network. (a) Equivalent circuit of a rectangular power distribution
network. (b) Equivalent circuit of an equilateral triangular power distribution network.
Fig. 2. Accuracy of the cavity model as a function of the number of modes for
an equilateral triangular structure with lateral length of a = 20 cm.
and
Since the terms and are independent of frequency, they
need to be calculated only once for the entire frequency range of
interest. Therefore, (6) represents a considerable improvement
in the speed of the overall calculation time.
Since the second term in (5) varies as , it can be ne-
glected in comparison to the first term when is large com-
pared to . The maximum error in neglecting the second term
in (5) is less than 10% for . Consequently, the cavity
model can be further approximated by
(7)
324 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 29, NO. 2, MAY 2006
Employing a Fourier series summation formula
[19], the double summation
in
can be reduced to a single summation leading to [20]
(8)
where , . The approxi-
mation was made to
obtain (8). This approximation models the rectangular port as
an equivalent flat strip of width . The equivalent strip width
can be found as [21]
(9)
where is the radius of a circular port with the same cross-sec-
tional area of the rectangular port. Since is imaginary, the
series in (8) converges rapidly. Therefore, a fast single summa-
tion calculation for the impedance matrix can be achieved. The
fast single summation is particularly useful when the number of
ports is large.
The reactance term in (7) represents the con-
tributions of the high-order modes. Since it is linearly dependent
on the frequency, the reactance term can be represented by an
inductance as
(10)
An equivalent circuit representation for the fast calculation is
then shown in Fig. 3. The represents a “self” inductance
associated with port , and represents a “mutual” inductance
between ports and .
A test board was built to verify the fast algorithm. The test
board was a 15.2 by 9-cm double-sided board with a feeding port
at (12.2 cm, 6 cm) and a shorting pin at (3 cm, 3 cm), as shown
in Fig. 4. The dielectric layer between the two solid planes was
50 mils thick with a relative permitivity of 4.3 and a loss
tangent of 0.02. An SMA connector was mounted as
the feeding port, and the width of the center conductor of the
SMA connector was 1.27 mm (50 mils). The diameter of the
shorting pin was also 1.27 mm (50 mils). The input impedance
was measured from 100 MHz to 3 GHz using an HP8753C net-
work analyzer. The input impedance was also simulated using
the cavity model with the voltage at the shorting port set to zero.
The results are shown in Fig. 4, and good agreement between the
measurements and the cavity modeling results was obtained. A
summation over 100 100 modes was required to achieve the
accuracy shown. The CPU time for the regular cavity model as
Fig. 3. SPICE equivalent circuit for the fast algorithm.
Fig. 4. Comparison of the measurements, the regular cavity model, and the
fast algorithm for the input impedance of the two-layer board with a shorting
pin.
TABLE II
CALCULATION TIME USING DIFFERENT CALCULATION APPROACHES
FOR THE TWO-LAYER BOARD WITH A SHORTING PIN
in (1), the fast double summation approach as in (7), and the
fast single summation approach as in (8) are listed in Table II.
An AMD 1.4-GHz computer was used to perform all the cal-
culations. The truncated mode number for all the approaches
was set to 100. While it took 261 s for the regular
cavity model to calculate 100 100 modes, it only took 4.8 s
for the fast double summation algorithm, and the CPU time was
further reduced to 3.5 s when the fast single summation was
employed. From Fig. 4, it is seen that the results of measure-
ments, the regular cavity model, the fast double summation and
the single summation match closely over the entire frequency
range, indicating the accuracy of the fast algorithm. Accuracy
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Fig. 5. Illustration of the segmentation method for a power distribution network of an irregular shape.
of the proposed equivalent SPICE model in the time domain is
demonstrated in [22].
B. Segmentation Method
For a power-bus with an irregular shape, a segmentation
method can be used for analysis [12], [13], if the pattern can
be divided into segments having regular shapes. Consider the
planar circuit shown in Fig. 5. The continuous interconnection
between the - and -segments is replaced by a discrete number
of interconnected ports, denoted -ports on the -segments
and -ports on the -segments. Ports and are the external
(unconnected) ports of the - and -segments, respectively.
The Z-matrices for -, -, and -segments, namely, , ,
and , respectively, can be partitioned into submatrices corre-




Enforcing the continuity of voltage and current on ports and
, can be calculated as [13]
(14)
where and .
It is straightforward to apply the segmentation method to the
equivalent circuit by simply connecting the -ports of the -cir-
cuit to the -ports of the -circuit.
Fig. 6 shows a test board with FR4 as the dielectric material.
The board thickness was 1.02 mm (40 mil). Two SMA connec-
tors were soldered on the board to measure the -parameters.
In the cavity model, the pattern was divided into three smaller
rectangles with each piece modeled using (1). In the calcula-
tions, four discrete interconnected ports were used to represent
the continuous interconnection between two adjoining rectan-
gles. Then, the impedance for the entire board was calculated
Fig. 6. Irregular shaped power/ground structure for the demonstration of the
segmentation method.
using the segmentation method. The relative dielectric constant
was 4.3, and the loss tangent was 0.02 in the
model. The modeled results agree well with the measured re-
sults for both and , as shown in Fig. 7.
III. CALCULATION OF PARASITIC INDUCTANCES
Decoupling capacitors are widely used in power delivery net-
works to mitigate switching noise from ICs. Decoupling ca-
pacitors can provide a low-impedance path to shunt transient
energy to ground at the IC source in relatively low frequency
ranges. However, a real capacitor includes both parasitic induc-
tance and parasitic resistance associated with the interconnects
and the package of the capacitors. The global decoupling ca-
pacitors are generally not effective in the high-frequency range
when it acts as a high-impedance element due to the series par-
asitic inductance [23], [24]. While local decoupling capacitors
can be effective up to the gigahertz range due to the mutual cou-
pling between the two vias associated with the capacitors and
its adjacent IC device, its benefit cannot be effectively achieved
when the ratio of L L , as shown in Fig. 8, is approximately
greater than one [5]. Therefore, closed-form expressions of the
parasitic inductances are desired for quantifying the layout of
the decoupling capacitors on a power delivery network for both
global and local decoupling. The parasitic inductance calculated
with closed-form expressions can also be incorporated in the
equivalent circuit of the power delivery network for SPICE sim-
ulations.
The current path of the decoupling capacitor can be decom-
posed into two loops, as shown in Fig. 8. One is the loop formed
by the current flowing through the capacitor and the current
flowing on the upper surface of the return plane, denoted by
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Fig. 7. Self and transfer impedances of the power/ground structure with an
irregular shape.
Loop 3 in Fig. 8. Another portion of the interconnect induc-
tance results from the current flowing along the via connected
to the lower plane denoted by L . The coupling between these
two loops can be neglected if the plane structure is sufficiently
large, and the flux penetrating through the via antipad is negli-
gible. The parasitic inductance associated with Loop 3 can be
approximated by a summation of and . The inductance
corresponds to the current loop Loop 2 when the capacitor
is shorted by a trace that is directly on top of the PCB, as in-
dicated by the dashed arrow and the current path on the return
plane. The inductance is defined as the difference between
the inductance associated with Loop 3 and the inductance as-
sociated with Loop 2, and it is caused by the current path de-
viation in the capacitor. The inductance denotes the increa-
ment in inductance between an ideal current path and the real
current path through the capacitor. While is dependent on
the capacitor mounting structure, i.e., it is dependent on the dis-
tance between the capacitor and the return plane, it is reasonable
Fig. 8. Illustration of parasitic inductances associated with a decoupling
capacitor.
to use an approximated value for engineering estimations. The
approximated value can be obtained by well-designed methods
[25], and the method using an impedance analyzer with open
and short compensation is employed herein. The focus of this
paper is on the calculations of and .
The inductance is associated with the current flowing
through the via. Since the input impedance of the cavity model
was derived from the Green’s function for a spatial delta current
density injected perpendicularly into the planes [7], is in-
cluded in the cavity model in the infinite summation expressions
(1) and (2). It should be noted that since the boundary condition
at the feed port is replaced with an impressed source, that while
the feed port inductance is included for in the cavity model,
the mutual inductance associated with a changing current dis-
tribution on the two vias while bringing two-ports in proximity
[23], is not. It was demonstrated that was associated with
the high-order modes in the cavity model, and was dependent
on the position of the via [26]. A closed-form expression of
was given in [27]. For multilayer applications, the parasitic
inductance associated with the interconnect segment inside the
planes can also be taken into account by connecting ports of
multiple cavity models, as illustrated in Section IV-B. This
section focuses on the closed-form expression of the loop
inductance above the planes, .
The flux wrapping Loop 2 in Fig. 8 can be decomposed ap-
proximately into two orthogonal contributions: the flux due to
the vertical geometry defined by the vias, as shown in Fig. 9(b),
and the flux due to the horizontal geometry encompassed by
the trace and the upper plane, as shown in Fig. 9(c) [16]. For
, the current distribution can be assumed uniform
both along the periphery of the via, and along the length of the
via [16]. Then, the inductance associated with the first contribu-
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Fig. 9. Decomposing Loop 2 into two contributions to calculate the inductance.
where is the radius of the via, . Definitions of other
parameters in these equations are shown in Fig. 9.
The inductance associated with the contribution from the mi-
crostrip can be calculated using image theory to remove the
plane. The resulting closed-form expression has been derived
in [17]. The mutual inductance between the microstrip and its
image and the self-inductance of the microstrip are
(16a)
(16b)
where . Then the total inductance associated with the
horizontal geometry is
(16c)
The derivation in [17] assumed a uniform current distribution
along the length and width of the trace. The total inductance
associated with Loop 2 in Fig. 8 is then
(17)
The inductance is meaningful only at low frequencies when
the input impedance associated with Loop 2 can be viewed as
linearly dependent on the frequency. However, at high frequen-
cies, Loop 2 behaves like a transmission line. Assuming the
transmission line is lossless, the input impedance can be written
as , where is the length of the trans-
mission line, and is the wavelength. If is much less than ,
can be approximated as , exhibiting in-
ductive behavior. The error of this approximation is within 10%
for , and within 20% for .
A full-wave method, CEMPIE, was employed to evaluate
(17) and the underlying approximation, for calculating the par-
asitic interconnect inductance associated with SMT capacitors.
CEMPIE is a circuit extraction approach based on a mixed-po-
tential integral equation formulation [28], and is a type of partial
element equivalent circuit (PEEC) formulation [29]–[31]. It em-
ploys an integral equation formulation with a quasistatic layered
media dyadic Green’s function, and enforces the boundary con-
dition on metal surfaces. If a perfect electric conductor (PEC)
boundary condition is used for the metal surfaces, the electric
field integral equation can be written as
(18)
where represents the horizontal metal surfaces, corre-
sponding to PCB planes and traces; S2 represents the vertical
metal surfaces, corresponding to the vias; , , and are the
current density, the quasistatic dyadic Green’s function, and
the scalar electric potential, respectively. Applying the method
of moments to (18), with Rao, Wilton, and Glisson (RWG)
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Fig. 10. Discretization in CEMPIE for modeling the parasitics associated with
a decoupling capacitor. (a) Mesh of the microstrip. (b) Mesh of the return plane.
basis functions for the planar surfaces [32], and roof-top basis
functions for the vertical (via) surfaces, and assuming is
constant within a cell, the edge current can be related to as
(19)
where is the branch-wise inductance due to its coefficient
, and is the connectivity matrix that relates cell quantities
to edge quantities. Defining a nodal current as the total cur-
rent flowing out of a mesh cell, and applying the continuity of
current, the surface charge on each cell can be related to as
(20)
where is the external impressed current on the cells. The
nodal current can be related to the edge current with the con-
nectivity matrix as . The surface charge can be
related to by the scalar electric potential Green’s functions as




A relationship between the node potential and the impressed
current can be written as
(22)
where is the nodal admittance matrix, and
. Then, the network parameters
can be extracted from the Y-matrix for ports of interest.
In the CEMPIE simulations below, an external port, Port 1,
is defined between the antipad on the return plane and the via,
as shown in Fig. 9(a). The round via was discretized into 20
edges with each edge as a current branch. The current branches
were connected to a pseudonode and an external impressed cur-
rent was injected into the node. The injected current spreads
on the vertical surfaces of the via where all interactions are in-
cluded; therefore, the impedance can be correctly modeled by
the CEMPIE method. The impedance associated with Port 1 is
extracted from the Y-matrix. The impedance varies linearly with
frequency at low frequencies, exhibiting an inductive behavior.
Fig. 11. Parasitic inductance varying with trace length and trace width. (a)
Parasitic inductance. (b) Relative error.
The slope of the impedance magnitude is calculated as the para-
sitic interconnect inductance . The metal planes in CEMPIE,
including the trace and the return plane are meshed with trian-
gular cells, and the via wall is meshed into rectangular cells.
Typical meshes for the trace and the return plane are shown in
Fig. 10. A parametric study was considered based on the trace
length , trace width , height , and via diameter , as shown
in Fig. 9.
Fig. 11 shows the parasitic inductance varying with the trace
length and width , while the height is 0.10 mm (4 mils),
and the via diameter remains at 0.33 mm (13 mils). These pa-
rameters were chosen according to dimensions that are com-
monly used in current engineering design. In the CEMPIE sim-
ulations, the antipad has a diameter of 0.89 mm (35 mils). The
relative error of (17) is in general within 10% for lengths longer
than 2.54 mm (100 mils). When the length is short and the width
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Fig. 12. Illustration of current distribution on the trace when the length is short.
(a) The trace is short and narrow. (b) The trace is short and wide.
is narrow, the assumption of a uniform current distribution on
the via wall fails. More current concentrates on the via wall
which is the inner side of Loop 2, as shown in Fig. 12(a). Con-
sequently, the current path is shorter than the length from via
center to center, which is used in (16). As a result, expression
(17) overestimates the parasitic inductance. When the width of
the trace increases, the current spreads itself along the width of
the trace, as shown in Fig. 12(b). While it may be sufficient to
assume that the current is uniformly distributed in Region 2, as
shown in Fig. 12, the assumption is not valid in Regions 1 and 3.
In Regions 1 and 3, the current concentrates at the vias, whose
diameter is much smaller than the width of the trace, leading to
larger parasitic inductance. Therefore, expression (17) underes-
timates the parasitic inductance, since it assumes a uniform cur-
rent distribution along the entire length (via center to center). As
the length of the trace increases, the contribution of the induc-
tive current transition from the via to the trace is smaller, and
the parasitic inductance is better predicted with (17). Simula-
tions show the current distributions of the two cases shown in
Fig. 12.
Next, the via diameter and height were varied to evaluate the
accuracy of (17) for different package sizes of decoupling ca-
pacitors. The length and width associated with different dimen-
sions were chosen as shown in Table III. The via diameter varies
from 0.33 mm (13 mils) to 1.02 mm (40 mils), and the height
changes from 0.10 mm (4 mils) to 2.29 mm (90 mils). The re-
sults from expression (17) compared to that from the CEMPIE
simulations are shown in Table IV.
The current distribution on the trace is shown in Fig. 12(b)
when the ratio of the via diameter to the trace width is small.
With an increase in the ratio of the via diameter to the trace
width, the current distribution changes, as shown in Fig. 12(a).
Consequently, the error of expression (17) increases in the over-
estimation direction for each capacitor size, as the via diameter
varies from 13 mils to 40 mils, as shown in Table IV. Expression
(17) overestimates the parasitic inductance for mm,
and the maximum discrepancy occurs when the is in the
range from 0.25 to 0.5 mm. The reason is currently unknown.
TABLE III
TRACE LENGTH AND WIDTH ASSOCIATED WITH DIFFERENT CAPACITOR SIZES
The maximum error of (17) in Table IV is 18%, which may still
be acceptable for engineering purposes.
IV. CORRELATION WITH THE MEASUREMENTS
Measurements and full-wave modeling have been employed
to verify the results from the approach proposed herein. The
first test case includes a single pair of power and ground planes.
The second test case considers a power plane with two ground
planes.
A. Power Bus With Global Decoupling Capacitors
An FR4 three-layer rectangular power delivery network with
seven decoupling capacitors was built to verify the proposed
complete approach for power integrity design. The dimensions
of the test board were 3.0 cm in width and 12.4 cm in length. The
spacing between the top layer to the ground plane was 0.030 cm
(12 mils), and the dielectric thickness between the ground and
power layers was 0.083 cm (33 mils), as shown in Fig. 13. The
widths of the PCB traces associated with the decoupling capac-
itors were all 0.1 cm (40 mils), and the lengths were varied from
0.6 cm (236 mils) to 0.25 cm (98 mils). The capacitors mounted
on the board had the same nominal capacitance of 10 nF and the
same package size of 0603. Two SMA connectors were soldered
at Port 1 and Port 2, and the -parameters were measured with
an HP8753C network analyzer.
The structure can be characterized with a network of nine
ports. The Z matrix of the network can be written as
(23)
where corresponds to the seven decoupling
capacitor ports, corresponds to the two observa-
tion ports. For the ports connecting to the decoupling capacitors,
the currents are related to the voltages as
(24)
where is a diagonal matrix with the diagonal element,
, , where 10 nF
is the nominal capacitance, is the equivalent series resistance
(ESR), and is the equivalent series inductance (ESL). The
ESR is dominated by the ESR of the capacitor package since
the trace on the board is short and the ESR associated with
the trace due to the skin effect is small. The ESL has two
contributions, one is the ESL of the capacitor package , and
the other is the parasitic inductance of the loop bounded by
the PCB trace and the ground plane. The ESR and the ESL
were measured as 0.13 and 0.4 nH using an impedance
analyzer HP4291B with 16193A test fixture, respectively, for a
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TABLE IV
PARASITIC INDUCTANCE VERSUS. VIA DIAMETER d, HEIGHT h , AND CAPACITOR SIZE
Fig. 13. Three-layer rectangular power delivery network with seven decoupling capacitors. Units: centimeters.
package size of 0603. The parasitic inductance can be calcu-
lated with (17). The total parasitic inductance associated with
each capacitor is shown in Fig. 13. The longest trace length on
the test board is 0.6 cm, corresponding to at 3 GHz when
the effective dielectric constant is 3.5 [33], which may cause
the impedance at 3 GHz to be 20% off if the inductance valid
at low frequency is used. However, this may still be acceptable
for engineering purposes. Therefore, the parasitic inductances
in Fig. 13 were used throughout the entire frequency range up
to 3 GHz. Substituting (24) into (23) and solving for
(25)
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Fig. 14. S-parameters of the power distribution network with seven
decoupling capacitors.
where is the impedance matrix of the two observation
ports when the decoupling capacitors are taken into account.
The -parameters can then be calculated as
(26)
where is an identity matrix. The relative dielectric constant
was 4.3 and the loss tangent was 0.02 in the cavity
model, corresponding to typical values of the FR4 material.
The measured and cavity-modeled -parameters are shown
in Fig. 14. While the results from the cavity model do not agree
with the measurements when only the ESLs of the capacitor
package are considered, the results agree well with the measure-
ments when the parasitic inductances calculated with (17) are
included. The first null in is due to the series resonance of
the decoupling capacitors with the parasitic inductance. The first
bare board resonance is approximately 580 MHz, which is not
seen in either or . The resonances in and
Fig. 15. Geometry of a three-layer power-bus structure. Units are in
centimeters.
are due to the interaction between the parasitic inductances and
the board resonant structure. The agreement between the mea-
surement and the cavity results when the parasitic inductances
associated with the PCB layout are included indicates that the
cavity model in combination with the closed-form expression
(17) is applicable to power integrity designs. The results from
the CEMPIE simulation are also shown in Fig. 14. The agree-
ment between the measurements and the results from CEMPIE
are good below 2 GHz, the discrepancy at high frequency may
be due to the coarse mesh on the planes. The mesh size is lim-
ited by the memory that was required for solving for the inverse
of the Y-matrix extracted from CEMPIE. It may also be pos-
sibly due to the quasistatic Green’s function approximation in
CEMPIE.
B. Multilayer Board
A three-layer power distribution network was designed to
verify whether the cavity model could be employed to model
multilayer boards. The board geometry is shown in Fig. 15.
The three planes G1, P, and G2 form two power delivery struc-
tures, namely, and . Plane G1 is connected to plane G2
through shorting pin 1, and plane P is connected to plane G2
through shorting pin 2. Port 1 is the feeding port, exciting both
power-bus structures and . Ports 2 and 3 are the observation
ports. At high frequencies, where the skin depth is much less
than the thickness of the planes, the current flowing on the upper
surface of plane P is decoupled from the current flowing on the
bottom surface of plane P. At the antipads of plane P, the cur-
rent on the upper surface and the current on the bottom surface
must be continuous. Therefore, an equivalent network represen-
tation can be derived with the cavity model for the three-layer
power-bus structure, as shown in Fig. 16. Then, , and
can be calculated from the network representation.
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Fig. 16. Network representation of the three-layer power-bus structure.
Fig. 17. Comparison of impedances from the cavity model and that from the
FDTD approach for the three-layer power delivery structure.
The FDTD method was employed to model the three-layer
structure as well. In the FDTD modeling, the shorting pins
and the center conductor of port 1 are modeled as 1 1 mm
square PEC (perfect electrical conducting) blocks. The antipads
in plane P are square cutouts with dimensions of 2 2 mm.
The dielectric material between the planes is modeled as a
Debye material with the same parameters as used in [2]. The
planes were simulated as PECs for simplicity, though it is also
possible to simulate them as copper. The results from the cavity
model are compared to that from the full-wave FDTD method
in Fig. 17. Good agreement between the cavity model and the
full-wave FDTD method was achieved. The discrepancy in
the magnitudes is within 3 dB for , , and , and
the discrepancy in the resonant frequencies is within 5% in
general. The good agreement indicates that the cavity model is
applicable to a multilayer power delivery networks.
V. DISCUSSION AND CONCLUSION
The cavity model, its equivalent circuit, and the segmenta-
tion method were used herein to study irregular-shaped power
delivery networks on layered substrates that use large area fills
for power and ground. Vias that penetrate the planes were mod-
eled as ports in the cavity model. The vias can be associated
with the decoupling capacitors, the IC pins of interest, and the
layer transitions of the signals. The ports associated with a single
via penetrating multiple planes can then be connected, i.e., the
shorting pin 1 in Fig. 16, to model the power delivery network
with multiple layers. The ports associated with the decoupling
capacitors can be connected to the decoupling capacitors with an
ESR and ESL. The ESL of the decoupling capacitor includes the
parasitics of the capacitor package as well as the interconnect
parasitics of the PCB layout. Closed-form expressions of the in-
terconnect parasitic inductance associated with decoupling ca-
pacitors is verified with a full-wave method. An application of
the proposed method to a complex power distribution network
is demonstrated in [34].
Measurements and full-wave simulations have been per-
formed to validate the approach shown herein. Good agreement
has been achieved between the results from the method, the
measurements and/or the full-wave methods, indicating the
suitability of applying the proposed method to power integrity
design.
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